Understanding and Improving the Latency of DRAM-Based Memory Systems