DESIGN FOR BIT ERROR RATE ESTIMATION OF HIGH SPEED SERIAL LINKS