Minimizing N-Detect Tests For Combinational Circuits