Algorithm/Architecture Co-Design For Low-Power Neuromorphic Computing