High Performance and Predictable Memory Request Handling for Safety-Critical Multicores